

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-051972

(43)Date of publication of application : 23.02.2001

(51)Int.Cl.

G06F 15/78

G06F 11/22

(21)Application number : 11-220953

(71)Applicant : MITSUBISHI ELECTRIC CORP
MITSUBISHI DENKI SYSTEM LSI
DESIGN KK

(22)Date of filing : 04.08.1999


(72)Inventor : HIGASHIDA MOTOKI
HAGIWARA MASARU

(54) INTEGRATED CIRCUIT WITH BUILT-IN PROCESSOR AND INTERNAL BUS OBSERVING METHOD

(57)Abstract:

PROBLEM TO BE SOLVED: To permit the observation of an internal bus at the time of real operation providing all operating functions and to permit suitable function verification and the operation analysis of a processor.

SOLUTION: An LSI 1 with built-in CPU as a circuit is provided with a CPU core 2, an internal CPU bus 9 connected to the CPU core 2 and an external pin 17 for external memory to access an external memory 14. In this case, a bus selector 11 is provided for outputting the signal of the internal CPU bus 9 to the external pin 17 for external memory access while the operation of access to the external memory 14 is not performed.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office